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Abstract. In this paper, an analysis of basic Cur-
rent Mirror (CM) topologies was performed with a fo-
cus on comparison of conventional realization to Bulk-
Driven (BD) and Dynamic-Threshold (DT) equiva-
lents, in terms of main properties. These circuits were
designed in 130 nm CMOS technology using the sup-
ply voltage of 0.6 V and laid out on a test-chip. Fab-
ricated circuits were analyzed and their characteris-
tics compared to the simulation results. The achieved
results prove that these unconventional circuit design
techniques are quite promising for contemporary ultra
low-voltage analog Integrated Circuits (ICs).
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1. Introduction and
Background
Nowadays, lot of research effort has been encouraged to
develop design techniques for low-voltage analog ICs in
standard CMOS process in order to avoid circuits to be
the limiting factor of the power supply voltage down-
scaling. Design of low-voltage analog ICs is rather dif-
ficult challenge taking into account today’s customer
requirements and technology parameter fluctuations.
Reducing the transistor channel length into sub-micron
size as well as continuous shrinking of the gate-oxide
thickness down to a few nanometers cause low break-
down voltages of MOS transistors [1]. The power sup-
ply voltage (VDD) downscales in a similar fashion with
the reduction of the transistor channel length L over
the years, as can be observed in Fig. 1. Otherwise,
the robustness and reliability of devices would dete-
riorate due to hot electron effect and time-dependent
dielectric breakdown. However, unlike the shrinking of
the power supply voltage, the threshold voltage VTH
reduces much less aggressively to maintain ON/OFF
characteristics of MOS transistors [2]. It is known that
better circuit performance can be achieved using BiC-
MOS technology however, at higher costs. Therefore,
advanced design techniques for standard CMOS tech-
nology have been developed over the years to compete
with BiCMOS technology and reduce the total IC fab-
rication costs.
Fig. 1: VDD and VTH versus MOS transistor downscaling [2].
There are several design techniques that have been
developed for low-voltage analog IC design [3]. The
most used ones include:
• floating-gate MOS transistors,
• self-cascode topologies,
• level shifters,
• MOS transistor operating in sub-threshold region,
• BD MOS transistors,
• DT MOS transistors,
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The most suitable design approaches for the selected
130 nm standard CMOS technology include techniques
using MOS transistor operating in the sub-threshold
region, BD, and DT MOS transistors.
In this paper, the BD MOS and the DT MOS tran-
sistors are analyzed and evaluated. Then, these design
techniques are applied to basic IC building blocks and
achieved results are compared.
2. BD MOS Transistor
In a MOS transistor, drain current ID is usually con-
trolled by the gate-source voltage VGS . Bulk-source
voltage VBS can also affect this current, which is usu-
ally considered as a parasitic effect that may introduce
undesired body transconductance gmb [4]. Neverthe-
less, if a constant value of VGS is kept as a bias voltage
and the input signal is applied to the bulk terminal,
a JFET-like transistor can be obtained [5]. Schematic
diagram of a BD transistor is shown in Fig. 2. The
main idea behind the BD design technique is in the
structure of the MOSFET, where the bulk terminal is
used as the signal input. In such a configuration, the
transistor threshold voltage can be reduced with no
modifications of the MOSFET structure or technology
process.
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Fig. 2: BD MOS transistor.
Body transconductance gmb is the second-order ef-
fect of a MOS transistor. It represents gain of
a voltage-controlled current source, which is controlled
by VBS and situated between drain and source termi-
nals in well-known MOS transistor equivalent circuit
shown in Fig. 3. The body transconductance of the
MOS device can be expressed by
gmb =
γgm
2
√−2φF − VBS
, (1)
where gm is the transconductance of the conventional
Gate-Driven (GD) MOS transistor in (S), γ is the body
effect constant in
(
V1/2
)
, φF is the bulk Fermi poten-
tial in (V).
The body transconductance can be also expressed
by the ratio η (Eq. (2)) which ranges from 0.2 to 0.4,
depending on the VBS value and specific process pa-
rameters [6].
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Fig. 3: Equivalent circuit of BD MOS transistor.
η =
gmb
gm
=
γ
2
√−2φF − VBS
= n− 1 = Cdep
Cox
, (2)
where Cdep is the capacitance of the depletion layer
beneath the gate in (F), and Cox is the capacitance of
the oxide beneath the gate in (F).
Using gmb transconductance instead of gm decreases
the overall device transconductance and increases the
input capacitance, which is from 3 to 5 times larger
than the input capacitance of a GD MOS transistor
[7]. This can lead to lower Gain Band-Width (GBW)
and worse frequency response ft(BD) in comparison to
the transit frequency ft(GD) of a conventional GDMOS
device. The transit frequency for the BD MOS tran-
sistor and the GD MOS device is expressed in Eq. (3)
and Eq. (4), respectively.
ft(BD) =
gmb
2pi(CSB + CDB + CB,sub)
, (3)
ft(GD) =
gm
2piCGS
, (4)
where CSB , CDB , CGS are capacitances between the
MOS transistor terminals and CB,sub is the capacitance
between the bulk and the substrate.
Moreover, the BD technique increases the thermal
noise of MOS transistors and increases a risk in turn-
ing on parasitic bipolar transistors that might lead
to latch-up [8]. A MOSFET driven through the well
(bulk) increases the risk of turning on a parasitic diode
between the source and bulk, as illustrated in gen-
eral and simplified CMOS technology structure cross-
sections without deep trench insulation (Fig. 4). In
NMOS transistor, if the bulk-source voltage reaches
a value greater than the built-in barrier potential of
the PN junction, a leakage current starts flowing from
the well to ground. The same principle can be applied
for PMOS transistor. Thus, an action must be taken to
prevent this effect – the supply voltage is limited to the
value lower than the barrier potential of the PN junc-
tion between these terminals. Unfortunately, a sub-
threshold current will still flow through this barrier [9].
Another effective technique to reduce the leakage cur-
rent and the risk of triggering the latch-up effect is us-
ing the guarding rings created from N-wells and P-wells
between individual transistors. Connecting N-wells to
the positive supply voltage and P-wells to the nega-
tive supply voltage or ground creates reverse-polarized
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Fig. 4: Cross-section of a CMOS structure with parasitic devices.
diodes between NMOS and PMOS transistors, which
effectively prevents the latch-up.
On the other hand, the main advantage of the BD
technique is its compatibility with a standard CMOS
process, since there is no need for modification of the
structure or technology. Another benefit is improving
the Input Common-Mode Range (ICMR) which can
result in full rail-to-rail IMCR [10] topologies. At the
same time, the BD technique decreases the need to
overcome the threshold voltage at the input of a MOS
transistor which increases the voltage swing in the sig-
nal path [11]. This can be expressed by the following
formula
VTH = VT0 + γ(
√
|2φF | − VBS −
√
|2φF |), (5)
where VT0 is the threshold voltage of a MOS transistor
for VBS = 0 V. Lowering the threshold voltage allows
the decrease of the power supply voltage.
3. DT MOS Transistor
The DT design technique is similar to the BD technique
in terms of the modulation of drain current by the bulk.
However, instead of using the bulk alone as a signal in-
put, DT MOS transistors have the bulk tight together
with the gate terminal. As a result, voltages VBS and
VGS are changed simultaneously (VBS = VGS) with the
input signal swing and hence, the threshold voltage is
changed dynamically, as can be noticed from Eq. (5).
DT MOS transistor then requires lower current for its
operation and has lower noise in comparison to the
conventional GD MOS transistor [12]. The advantage
of this technique is higher total transconductance gmbs
(Eq. (6)) and faster current transfer.
gmbs = gm + gmb (6)
The input capacitance and the maximum transit fre-
quency change to value given by
ft(DT ) =
gm + gmb
2piCGD + CGS + CBS + CBS
. (7)
Schematic diagram and small-signal equivalent cir-
cuits of the DT MOS transistor are depicted in Fig. 5.
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Fig. 5: DT MOS transistor: (a) schematic and (b) small-signal
equivalent circuit.
4. Simulation Setup
In our research, three topologies of CMs designed us-
ing the above mentioned techniques are analyzed and
compared in terms of the main parameters and fea-
tures. Simulations of CM circuits were conducted for
a standard 130 nm CMOS technology. Dimensions of
transistors were L = 2 µm and W = 6 µm for a sim-
ple CM, and W = 14 µm for improved Wilson and
cascode CMs. Different MOS transistor widths ensure
the operation of all proposed BD CMs in the same
range of operating currents around IREF = 10 µA.
Figure 6(a) and Fig. 6(b) show a simple CM designed
using standard GD and BD techniques, respectively.
In the BD CM, gates of both transistors are biased by
the VBIAS voltage of 300 mV. The minimum output
voltage of a CM is the value of the output voltage rep-
resenting the lower limit of the voltage headroom (the
upper limit is the positive supply rail). In general, it
is the point, where CM starts mirroring the input cur-
rent to the output branch with a certain accuracy. The
M1 M2
IREF IOUT
(a)
M1 M2
IREF IOUT
VBIAS VBIAS
(b)
Fig. 6: Simple CM (a) standard GD and (b) BD version.
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minimum output voltage VMIN = VDS,sat of a simple
CM does not depend on the threshold voltage VTH or
transconductance and thus, the output characteristics
and the output resistance rout = rds of both version of
a simple CM should be similar [13].
Using the BD technique, the improved Wilson and
cascode CMs were designed. The improved Wilson
CM and cascode CM in BD topology are depicted in
Fig. 7(a) and Fig. 7(b), respectively. Since the mini-
mum output voltage (Eq. (8)) of these CMs depends
on the threshold voltage:
VMIN = VTH + 2VDS,sat, (8)
there will be differences in the output characteristics
between GD and BD equivalents. The output resis-
tance of the improved Wilson and cascode CMs [14]
can be expressed as:
rout = gmr
2
ds. (9)
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Fig. 7: BD CMs: (a) improved Wilson and (b) cascode.
DT equivalents of the mentioned CMs were designed
and analyzed, too. Simple and cascode CMs are de-
picted in Fig. 8(a) and Fig. 8(b), respectively.
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Fig. 8: DT CMs: (a) simple and (b) cascode.
Simulations of transfer characteristics show the big
advantage of the DT CMs. From Fig. 9(a) and
Fig. 9(b), one can observe that the DT CMs have the
operation range similar to their standard GD equiv-
alents, where a wide range of operating currents is
achieved. On the other hand, BD CMs can operate
accurately only in a narrow range of operating cur-
rents. For operation in a different range, sizing and
biasing conditions have to be tuned. Other solution is
to use other advanced topologies of BD CMs with the
negative feedback for gate biasing [15]. The notches
in Fig. 9(b) are caused by the ideal current source
used in simulations, which open the bulk-drain diode
in the CM output branch. Consequently, an input cur-
rent can flow through this diode to the voltage source
which supplies the output branch. Actually, in the lin-
ear scale, this current would have the negative value
but because of the logarithmic scale, there are abso-
lute values of currents.
(a) Transfer characteristics of simple CMs.
(b) Transfer characteristics of cascode CMs.
Fig. 9: Transfer characteristics of: (a) simple CMs and (b) cas-
code CMs.
5. Experimental Results
After simulations, the proposed CMs were laid out on
an ASIC test chip. On the chip, there are overall 8
CM test structures including BD and DT topologies.
Unfortunately, the number of probe pads for physical
measurement on a probe station was the main limiting
factor for the total number of CMs implemented on the
chip. After considering the simulation results, we chose
to implement the simple, the improved Wilson, and
the cascode BD CMs as well as simple and cascode DT
CMs. These structures were then fabricated, measured
and characterized.
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Simple GD and BD CMs have similar overlapping
output characteristics, as already mentioned above. It
means that the simple GD CM is suitable for design
of low-voltage ICs but its drawback is in the low out-
put resistance (in order of hundreds kΩ). Simulated
and measured output characteristics are depicted in
Fig. 10. Poor output resistance can be observed in the
slope of the output characteristics for VOUT > VMIN ,
which is not fully horizontal as the reference current is.
Measured characteristics show even lower output resis-
tance with similar VMIN compared to the simulation
results.
Fig. 10: Output characteristics of simple BD CM.
The improved Wilson CM can enhance the output
impedance by introducing the negative serial feedback
added to the circuit. From Fig. 11, one can observe
that BD technique reduces the VMIN voltage from
300 mV to approximately 120 mV, which is similar to
the simple CM but with much higher output resistance
(order of MΩ).
Fig. 11: Output characteristics of improved Wilson BD CM.
Similar situation is with the cascode BD CM
(Fig. 12). The minimum output voltage is significantly
reduced using BD technique to the value of 150 mV.
Measurements of both topologies proved the simulated
results with a small inaccuracy. Thus, DC biasing con-
ditions had to be slightly modified from 300 mV to
320 mV to achieve the required CM accuracy.
Fig. 12: Output characteristics of cascode BD CM.
DT CMs behave similar to their BD equivalents in
terms of the output characteristics (Fig. 13). Their
main advantage is that there is no need for gate bias-
ing, so the designer does not need to look for a proper
voltage source in the chip or external bias. Cascode DT
CM exhibits the same performance as its BD equiva-
lent (Fig. 14). The minimum output voltage is again
reduced to the value of 150 mV.
Fig. 13: Output characteristics of simple DT CM.
Fig. 14: Output characteristics of cascode DT CM.
Table 1 summarizes minimum output voltages VMIN
obtained by simulation and measurements of three CM
topologies designed using three different techniques.
The presented results prove the importance of the pro-
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Tab. 1: Minimum output voltage of proposed CMs in (mV).
CM Topology GD BD DTsim. sim. meas. 300 mV meas. 320 mV sim. meas.
simple 118 124 109 - 112 101
improved Wilson 286 131 97 137 264 -
cascode 372 131 127 162 96 98
Tab. 2: Output resistance of proposed CMs in (MΩ).
CM Topology GD BD DTsim. sim. meas. 300 mV meas. 320 mV sim. meas.
simple 0.8 0.82 0.34 - 0.85 0.34
improved Wilson 2.17 1.18 1.17 1.01 2.62 -
cascode 2.21 1.18 1.2 1.05 2.83 1.82
posed design techniques for (ultra) low-voltage IC de-
sign.
Table 2 summarizes output resistances (rout) of the
proposed CM topologies obtained by simulation and
measurements. The presented values are calculated
from simulated and measured output characteristics,
and the precision is strongly influenced by the number
of digits of measurement equipment. The presented re-
sults show that the output resistance is lower for CM
designed using the BD technique because of consider-
ing gmb instead of gm. On the other hand, the cascode
and improved Wilson topologies have higher output re-
sistance compared to the simple GD mirror. Output
resistance of DT CMs is similar to their GD equiva-
lents.
Furthermore, it has been figured out that the body
diode of used device models is very badly modelled,
which could be the reason of inaccuracy of simulations
that do not represent the real behavior of MOS tran-
sistors with bulk used as the signal input.
6. Conclusion
Three different BD CM topologies were analyzed, fab-
ricated, characterized and compared in a standard 130
nm CMOS technology. Simulation results show that
the BD and DT techniques can reduce the minimum
output voltage of the improved Wilson and the cascode
CM down to 30% with respect to the GD equivalent
topology. This techniques may eliminate limitations
associated with the threshold voltage and thereby re-
duce the supply voltage value required by the circuit
or system. Measurement evaluation of the prototyped
chips uncovered that the accuracy of simulation models
is lower when BD transistors are used. That is why DC
biasing conditions had to be slightly modified during
the measurements. The research carried out and the
results presented in this paper have proven that the BD
technique could be the approach to design low-voltage
analog ICs usable mainly in battery-operated portable
applications.
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